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1. Introduction 
Over the past few years tremendous progress has been made on the process, application, 
device physics and compact modeling of nanowire MOSFETs. We would like to review the 
above aspects of silicon-based nanowire, focusing on its crucial compact models and the 
circuit performance demonstration based on our group research work and understanding 
on nanowire MOSFET progress.  
Nanowire MOSFETs are recognized as one of the most promising candidates to extend 
Moore’s law into nanoelectronics era. Both the top-down (Singh et al., 2008) and bottom-up 
(Lu & Lieber, 2006) approaches are widely studied to prepare ultra small nanowire. With 
bottom-up method, nanowires are generally synthesized by using metal nanoclusters as 
catalysts via a vapor-liquid-solid process (Lu & Lieber, 2006). After growth nanowires are 
transferred to silicon substrate to form FET structure. With top-down technique there are 
various fabrication approaches, such as hard mask trimming, etching in H2 ambient and 
stress limited oxidation (Singh et al., 2008). 5-nm gate length device has been demonstrated 
(Liow et al., 2008). Nanowire MOSFETs prepared with both methods find application in 
logic circuits (Singh et al., 2008), memory (Singh et al., 2008) and sensors (Stern et al., 2008). 
Due to the quantum confinement in cross section of nanowire MOSFETs, especially of 
nanowires with diameter smaller than 15nm, electron mobility behaves differently from its 
bulk counterpart. Phonon-limited electron mobility decreases with reducing the wire size 
(Kotlyar et al., 2004) while total electron mobility is enhanced due to volume inversion at high 
transverse field (Jin et al., 2007). Although whether or not ballistic transport can occur in the 
silicon nanowire MOSFETs with ultrasmall channel length is disputable (Ferry et al., 2008), it 
deserves our attention. In the ballistic transport regime, carrier scattering in the device channel 
is totally suppressed. The study of ballistic transport in nanowire MOSFETs provides the 
upper limit to their performances. Under extreme scaling of nanowire MOSFETs, the atoms in 
nanowire cross section are countable. It is believed that the change in bandstructure of one 
dimensional nanowire influences the device performances  (Neophytou et al., 2008). The above 
mentioned phenomenon are studied and simulated with various numerical approaches and 
also need to be accounted for in the advanced compact models. 
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Compact models for silicon nanowire MOSFETs have been developed for design and 
simulation of nanowire-based circuits. They also provide guides for optimal device design. 
Natural length theory of nanowire MOSFETs sets the criterion of optimizing device 
parameters, e.g. the radius, oxide thickness to maintain electrical performance. Superior to 
Plummer’s work, Taur’s scaling theory (Yu et al., 2008) takes into account the lateral 
distribution of gate oxide field and allows consideration of relatively thicker high-k 
dielectric. Core models of undoped nanowire MOSFETs where quantum effect is not 
significant are well established (Iñíguez et al., 2005; Bian et al., 2007; He J. et al., 2007). By 
rigorously solving Poisson’s equation in polar coordinate, the electrostatic potential 
distribution in cross section of nanowire is obtained. Combined with Pao-Sah’s drift-
diffusion formula, current characteristics of long channel ideal nanowire MOSFETs are 
derived. Following Ward’s channel charge partition scheme, terminal capacitance models 
are obtained. Various forms of this core model exist, such as charge-based (Iñíguez et al., 
2005), potential-based (Bian et al., 2007) and carrier-based (He J. et al., 2007) model. Each has 
its own advantages. Potential-based model is further used to explain the dynamic depletion 
effect in nanowire (Zhang L. et al., 2009a), while charge-based model has been extended to 
cover the doped nanowire MOSFETs (Yang et al., 2008). In order to accurately reproduce the 
electric performances of nanowire MOSFETs, advanced effect models are integrated into the 
core model frame, e.g. short channel effects , quantum confinement effects , velocity 
saturation effect (Zhang L. et al., 2009b), etc. A preliminary compact model for silicon 
nanowire MOSFETs is presented in (Yang et al., 2008) where several advanced effect models 
are included as optional modules. Another capacitance based analytic model of ballistic 
silicon nanowire is also given in (Wang, 2005). 
Working out an analytic model covering ballistic and diffusive transport and also realizing 
transition between both (Michetti et al.,2009) is another challenging task. With the above 
mentioned preliminary compact model for silicon nanowire MOSFET implemented into circuit 
simulations by Verilog-A, several representative logic circuits are simulated (Yang et al., 2008).  
Current status process, device physics, simulation and modeling of silicon-based namowire 
MOSFETs is reviewed, and the circuit performance is also analyzed. Moreover, the future 
possible trend of nanowire MOSET is finally outlined in this chapter. 
2. Nanowire fabrication process 
Silicon nanowire (SiNW) transistors have shown promising potential to revolutionize the 
applications of electronic, optical, chemical and biological devices (Black, 2005；Barrelet et 
al.,2004; Ramanathan et al., 2005; Hood et al., 2004). The conventional approach for the 
fabrication of silicon nanowires is a bottom-up approach from one of many pathways 
ranging from chemistry, laser-assisted or e-beam directed patterning (Cui et al., 2001a) in a 
controllable fashion down to sub 10nm diameter in width. One of the many established 
methods is by nanocluster assisted vapor-liquid-solid (VLS) growth mechanism in which 
metal nanoclusters mediate the nanowire growth. A more subtle approach of the bottom-up 
method for the patterning of silicon nanowires is by laser-assisted catalytic growth (Zhang, 
Y. F. et al., 1998). A bottom-up formation approach is advantageous for creating small 
silicon nanowires. However, the orientation growth of the wires is a major issue and the 
repeatability for device use is highly challenging. The formation of silicon nanowires from 
the top-patterning takes a completely different philosophy from the chemical or laser-
assisted method. It relies on the grid formation on standard mask and transformation onto 
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the silicon wafer surface. Due to the limitations of photo-lithography, mostly top-down 
controlled patterning methods have been developed by successive stress-limited oxidation. 
One possible method is by thermal oxidation of silicon pre-cursor under refinement (Liu et 
al., 1993). The starting Si columns are first patterned by Reactive-Ion-Based techniques to 
refine very small dimensions of silicon pattern, allowing for a series of thermal oxidation 
with controlled temperature and time. Due to the accumulated stress, the oxidation rate 
becomes extremely slow and results in the formation of silicon nanowires. Silicon pillars 
down to 2nm in diameter have been successfully fabricated by stress-limited oxidation (Liu 
et al., 1994; Kedzierski et al., 1997).  
2.1 Single nanowire fabrication 
2.1.1 Top-down method 
The formation of Silicon Nanowire from the top-patterning takes a completely different 
philosophy than the chemical or laser assisted method (Kedzierski et al., 1997). It relies on 
the grid formation on standard mask and transformation onto the silicon wafer surface. 
Unfortunately, the common challenge of photo-lithography is the definition limit due to the 
physical obstruction of visible light. Numerous methods are proposed to stretch the top-
down patterning limit since silicon nanowires are widely studied. One possible method is 
by thermal oxidation of silicon pre-cursor under refinement as shown in Figure 1. A small 
silicon is firstly patterned by Reactive-Ion-Based techniques to refine very small dimensions 
of silicon pattern allowing for a series of thermal oxidation with controlled temperature and 
exposure time. Due to the surrounding stress developed at the silicon outer wall, the inside 
of silicon gradually decreases and results in trends of silicon nanowires. 
 
 
Fig. 1. Stress limited oxidation Silicon Nanowire (From Liu H. et al. Appl. Phys. Lett., Vol. 
64, No.11, (Mar 1994)) 
This method is also applied onto Silicon-On-Insulator based materials (Black, 2005) to 
promote better stress limiting effect such that more rounded silicon cores are formed as 
shown in Figure 2. The extra buried oxide layer under the device silicon acts as a relieve site 
for oxidation flow promotion. In other words, the oxidation rate around the silicon is 
isotropic and hence the stress is evenly distributed along the surface. As a result, better 
control rates on the silicon cross-section can be achieved. 
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Fig. 2. Silicon-On-Insulator based Silicon Nanowire (From Kedzierski J.,  J. Vac. Sci. Technol. 
B, Vol. 15, No. 6, (July 1997)) 
2.1.2 Bottom-up method  
The fabrication of silcon nanowire comes from many pathways ranging from chemistry, 
laser assisted or e-beam directed patterning (Cui et al., 2001a) in a controllable fashion down 
to sub 10nm diameter in width. One out of the many established method is by nanocluster 
assisted vapor-liquid-solid (VLS) growth mechanism in which metal nanoclusters mediate 
the Nanowire growth. The size of the metal catalysts determines the diameter of the Nos 
implying that with a narrow size distribution could be obtained by exploiting well-defined 
catalysts. High single-crystallinity configuration is reached by the chemical controlled 
method; however, the drawback is an uncontrolled growth orientation which deters its 
motivation for transistor application use. 
 
 
Fig. 3. Silicon Nanowire prepared by laser ablation method (From Alfredo M. Morales, 
Science 279, 208 (1998)) 
A more subtle approach of the bottom-up method as shown in Figure 3 for Silicon Nanowire 
patterning is by laser assisted catalytic growth (Zhang, Y. F. et al., 1998). The energy and 
pulsed controlled laser beam with sub-UV wavelength range is capable of cutting tiny target 
Silicon element site followed by a high temperature vapor condensation with the addition of 
metallic nano chemical cluster. The ablated silicon-metallic served as a growing site for 
silicon reaction growth in the liquid state under extremely high temperature. After cooling, 
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the grown silicon solidities and results in strands of nanowires with better crystallinity and 
straightness. The above mentioned bottom-up formation approach is advantageous in 
creating small dimensions silicon nanowires (Figure 4). However, the orientation growth of 
the wires is a major issue and the repeatability for device use is highly challenging.  
 
 
Fig. 4. Diameter controlled synthesis by single metallic crystal. The scale bar is 20 nm. (From 
Cui Y., Applied Physics Letters Volume 78, Number 15) 
2.2 Multiple nanowire 
The nanowires discussed above are single wires with localized shrinkage at a direct point of 
location (Black, 2005). As mentioned above, the excitement of multiple wires is the capability 
to increase the current throughput due to the carrier transport limitation for each single 
wire. The fabrication process for multiple wires is much complicated due to the replicating 
challenge for multiple patterns, or the ability to define grids in the multiple directions. A 
horizontal pitched silicon nanowire is shown by applying self-alignment of diblock 
copolymer films on an already lithographically defined mask (Figure 5). The interaction 
between the photo resist and co-reacting polymer aids to sub-divide the nano patterns into 
more and refined line structures (Bera et al., 2008). The promotion of multiple wires in the 
vertically direction is also proposed but with much greater challenge. One difficulty of 
vertical wires is the ability to control the vertical pitches. This problem can be resolved by 
utilizing the crystallinity orientation of silicon lattice structure along different direction. The 
existence of KOH etch is known for highly crystallinity oriented disruption. By splitting the 
crystal orientation, different etch planes are exposed and therefore oxidation of the structure 
will separate the silicon into different regions as shown in Figure 6. It is seen the above 
method has limitation to double silicon nanowires. To extend the number of small wires, 
another approach is proposed by utilizing the Si/SiGe technology (Namatsu et al., 1997). A 
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stacked heterogeneous layer of mega structure is used to generate different silicon sites. The 
pattern precursor is then subjected to conventional oxidation process which than leaving 
multiple wires behind. This is currently the most reliable repeating process with virtually no 
limit on the number of stacked cores to be formed (Figure 7). 
 
 
Fig. 5. Horizontal Multiple Silicon Nanowires. (From, C. T. Black, Applied Physics Letters 
87, 163116 2005) 
 
 
Fig. 6. SiGe based vertical multiple Silicon Nanowire (From L. K. Bera, IEEE IEDM '06, pp. 
551-554) 
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Fig. 7. Twin KOH based Multiple Silicon Nanowire (From Hideo Namatsu, J. Vac. Sci. 
Technol. B, Vol.15, No.5) 
2.3 Vertically stacked nanowire process  
The advantage of multiple wires is the capability to increase the current throughput with an 
increasing number of conducting channels. However, horizontal stacking increases the 
integration density and vertical pillars are hard to integrate into a traditional planar 
technology. A vertically stacked silicon nanowire concept has been introduced resulting in an 
increase in the drive current without impacting the density of integration (Fang et al., 2007).  
Fabricating horizontal SiNWs using self-limiting oxidation has also been proposed (Liu et 
al., 2007). Silicon lines are defined on silicon-on-insulator with an electron beam lithography 
followed by metal liftoff process and silicon plasma etching. Low temperature oxidation is 
then used to shrink these lines to a sub-10 nm diameter. But the resulting geometry and 
shape of the nanowire are difficult to control and need sophisticated equipments and 
process control. A more controllable method has been demonstrated to fabricate horizontal 
nanowires using a multi-material system such as Si/SiGe/Ge/SiGe stacks (Bera et al., 2006; 
Dupre et al., 2008) but the process requires careful handling of the hetero-material interface. 
Among the methods to form vertical nanowires, the Bosch process plus stress-limited 
oxidation is the simplest in terms of the equipment needed.  
2.3.1 Bosch process plus stress-limited oxidation approach and advantage  
Figure 8 shows the key steps of the process to form vertically stacked nanowires. First, the 
Bosch Process is repeated by ICP to form a scallop pattern along the sidewall of a tall silicon 
ridge. Then stress-limited oxidation trims down the narrow region at the silicon ridge to 
form stacked nanowires (Ng.et al.,2007, 2009).  
The active area is defined by a high resolution photo lithography on an oxide hardmask. 
The Bosch cycle technique (Chang et al., 2005) was employed to create a periodic sidewall 
profile by balancing the ICP etch and passivation step in each cycle. After the first etching 
phase, the patterned bulk-Si is first masked by a C4F8-based resistant polymer before the 
subsequent SF6 plasma etches in the unprotected region. ICP etch is proceeded for 7 seconds 
under C4F8 (15sccm), SF6 (45sccm), O2 (5sccm) at 600W. The passivation cycle continues for 
5.2 seconds under C4F8 (75sccm) at 200W. The scallop pattern that results from this process 
is shown in Figure 9(a). The widths of the ridges and troughs are controlled by the initial 
lithography and the etch time versus the passivation time in each cycle. After forming the 
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Fig. 8. Nanowire formation by Bosch etching and stress-limited oxidation (From R. M. Y. 
Ng, IEEE Elect. Dev. Lett , Vol. 30, No. 5, 2009) 
scallop pattern, dry oxidation at 1000oC is performed to consume the narrow region of the 
silicon ridge and isolate the nanowires. The evolution of the process with time is shown in the 
SEM images in Figure 9(b)-(d). The oxidation is self-limiting due to the stress resulting from 
the volume expansion during the formation of the silicon dioxide as shown in Figure 9. It is 
noted that for an initial mask width of 100nm, the entire silicon ridge is consumed. For an 
initial mask width of 200nm and 300nm, the oxidation is self-limiting as shown in Figure 10. A 
reduction of oxide thickness (negative oxidation rate) is observed after prolonged oxidation 
due to the oxide densification effect. It should be noted that the oxide hardmask facilitates the 
removal of the incomplete ridge at the top of the silicon nanowire stack as illustrated in Figure 
8(e) and (f) so that the dimensions of the stacked nanowires become more uniform.  
 
 
Fig. 9. TEM images showing the time evolution of the nanowire geometry (a) right after the 
Bosch etching and after (b) 30mins (c) 60mins and (d) 120mins of oxidation (From R. M. Y. 
Ng, IEEE Elect. Dev. Lett , Vol. 30, No. 5) 
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Fig. 10. Sidewall oxidation rate at 1000oC in oxygen ambient with different top oxide 
hardmask widths (From R. M. Y. Ng, IEEE Elect. Dev. Lett , Vol. 30, No. 5) 
By controlling the initial width of the wide and narrow regions of the silicon ridges the 
vertical separation between the wider regions, elliptical and even triangular nanowires can 
be formed. To ensure the nanowires can be separated, the width of the narrow regions of the 
ridge should be less than 200nm. Due to the curvature effect, oxidation is in general slower 
at the narrow regions. As a result, wide regions should be at least 100nm wider than the 
narrow regions to form the residual nanowires after prolonged oxidation. Despite the 
different crystal orientation, the oxidation rate after the nanowire separation is quite 
uniform in all directions regardless of initial shape and dimension. This observation is due 
to the nature of the stress-limited process rather than the reaction rate limited process.  
Therefore, vertically stacked SiNWs have been successfully fabricated using Inductive 
Coupled Plasma etching followed by stress-limited oxidation through a careful design 
process and optimization. Since the SiNW is trimmed from the Si wafers, the single crystal 
property of the SiNW is maintained when observed from the atomic plane, showing the 
existence of the crystallographic alignment. The shape and size of the nanowires can be 
controlled by varying the process conditions.  
3. Silicon-based nanowire MOSFETs modeling and simulation 
3.1 Core model for undoped nanowire  
As a result of the interest in implementing SRG MOSFET to extend the scaling of CMOS 
technology, physics-based models are important in electrical circuit simulators to predict the 
performance of circuits when these devices are in use. It is well known that a complete 
surrounding-gate MOSFET model should not only be used to predict the SRG MOSFET 
current-voltage characteristics, but also be used in the calculation of terminal charges and 
various capacitances in the large signal and small signal simulations.  
Here, an analytic carrier-based terminal charge and capacitance-voltage compact model for 
the long channel undoped surrounding-gate MOSFETs is also developed directly from both 
the current continuity principle and channel charge partition scheme based on our previous 
theoretical results (He, J. et al.,2004, 2006a).  The analytic model is based on the exact device 
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physics and covers all regions of SRG MOSFET operation, from the sub-threshold to the 
strong inversion and from the linear to the saturation.  Terminal charges and trans-
capacitances of SRG MOSFETs are calculated with the newly developed model and further 
compared with the three-dimensional (3-D) numerical simulation.  
The coordinate system and energy band used in this work is shown in Figure 11 with r 
representing the radial distance from the centre of the silicon film and r R=  giving the 
silicon film radius.  It is also assumed that the quasi-Fermi level is constant in the radial 
direction, so that the current flows only along the channel (y direction). The energy levels 
are referenced to the electron quasi-Fermi level of the source end since there is no body 
contact in the undoped SRG MOSFETs.   
 
r
Intrinsic channel  body
Source Drain 
n+n+
tox
R
Gate
Gate
 
        (a)                                                     (b) 
Fig. 11. The coordinate system(a) and energy band(b) used in this work. (From He J. IEEE 
TED, Vol. 54, No. 6, June 2007) 
Following the basic device physics of SRG MOSFET (Jiménez et al., 2004; Iñíguez et al., 2005; 
Moldovan et al., 2007; He, J. et al.,2004, 2006a) under the Gradual-Channel–Approximation 
(GCA), the solution to the1-D Poisson–Boltzmann equation is valid in terms of the carrier 
concentration: 
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 (1) 
where all symbols have their common physics meanings:  
1 / /kT qβ = is the thermal voltage. 
in is the silicon intrinsic carrier concentration (
10 31.14 10 cm−× at room temperature).  
0n is the induced carrier concentration at the reference coordinate point (at the centre of the 
silicon film in this study).  
iφ∆ is the work function difference between the gate and the channel silicon body. 
chV is the quasi-Fermi-potential with 0chV = at the source end and ch dsV V= at the drain end.  
2
iL
− =q2ni/kTεsi is the reciprocal of the square of the intrinsic silicon Debye length. 
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Based on Poisson’s equation solution, the total inversion charge density is expressed as: 
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 (2) 
Following Pao-Sah current formulation (Pao & Sah, 1966), the drain current can be written as 
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where 0sn and 0dn are the solutions of Eq.(1) corresponding to 0ch sV V= = and ch dsV V= , 
respectively. 0µ is the effective mobility, assumed constant here. W and L are the SRG 
MOSFET channel width and length, respectively.  
Substituting 0n with /chdV dy and the inversion charge expression in Eq. (2) into (3) and 
performing analytical integration, the carrier-based drain current is obtained:  
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ox
t
R
εθ
ε
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= +  
 
In order to simplify the derivation, we define a normalized carrier concentration 
2
0
2
1
8 ii
nR
nL
ρ = − . As a result, (5) is simplified to ( ) ( )1 2 1ln 2 2F ρ ρ ρ θ ρ ρ− − −= + + − . 
Based on a similar procedure, the analytic source and drain terminal charges are obtained 
and the final results are given as follows 
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with  
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and 
 ( ) 2 1 3 2 113 ln 2
3
G ρ ρ ρ ρ θ ρ ρ ρ− − − − − = − − + − +    (6d) 
From Eqs.6 (a-d), all three terminal charges of SRG MOSFETs can be analytically calculated 
from the normalized electron concentration sρ  and dρ  from the solutions of (1) 
corresponding to 0chV =  and ch dsV V= , respectively.  
The SRG MOSFET is essentially a three terminal device, a nine-capacitance matrix is written as 
 
       i j
  i j
i
ss sd sg
j
ij ds dd dg
i
gs gd gg
j
Q
C C C
V
C C C C
Q
C C C
V
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= =   ∂  
− ≠    ∂
 (7) 
With the analytical expressions of the three terminal charges formulated, all capacitances are 
derived as a function of the carrier concentration in the silicon centre 0sn  and 0dn  by means 
of the series law of calculus.  The analytical expressions of all nine trans-capacitances can be 
simplified by using the dependency of the trans-capacitance matrix: 
 gg sg dg gs gdC C C C C= + = +  (8a) 
 ss sd sg gs dsC C C C C= + = +  (8b) 
 dd sd gd ds dgC C C C C= + = +  (8c) 
The details of these independent trans-capacitances are displayed in (He J. et al., 2007). Using 
the derived analytic expressions of the carrier concentrations, terminal charges, and the trans-
capacitances, all current-voltage and capacitance-voltage characteristics of a long channel 
surrounding-gate MOSFET device can be predicted and analyzed with respect to different 
geometrical parameters and bias operation conditions in Figure 12-18. The detailed discussion 
is included in (He J. et al., 2007). The validity of the analytical solutions is confirmed by 
comparing model predictions with simulation data obtained using the 3-D numerical solvers. 
Through the results and discussion, we get that the explicit expressions to the terminal charges 
and trans-capacitance not only lead to a more clear understanding of surrounding-gate 
MOSFET device physics, but also provide a better infrastructure to develop a complete carrier-
based model for the surrounding-gate MOSFET based circuit simulation. 
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Fig. 12. Terminal charge versus gate voltage for different dsV , compared with the numerical 
3-D simulation (symbols) for a long channel undoped surrounding-gate MOSFET with 
L=1um, tox=2nm, R=20nm, 20 300 /u cm Vs= , and W= 2 Rpi . (From He J. IEEE TED, Vol. 54, 
No. 6, June 2007) 
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Fig. 13. Terminal charge versus dsV  for different gsV  (From He J. IEEE TED, Vol. 54, No. 6, 
June 2007) 
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Fig. 14. Gate trans-capacitance versus gate voltage for different dsV (He J. From He J., IEEE 
TED, Vol. 54, No. 6, June 2007) 
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Fig. 15. Gate voltage related trans-capacitances versus dsV  (From He J. IEEE TED, Vol. 54, 
No. 6, June 2007) 
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Fig. 16. Source terminal trans-capacitances versus gsV  (From He J. IEEE TED, Vol. 54, No. 6, 
June 2007) 
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Fig. 17. Drain terminal trans-capacitances versus dsV  (From He J. IEEE TED, Vol. 54, No. 6, 
June 2007) 
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Fig. 18. Drain related trans-capacitances versus dsV  (From He J. IEEE TED, Vol. 54, No. 6, 
June 2007) 
A basic feature of the above modeling works is to use an undoped (or lightly doped) body 
assumption to sustain the theory results. The idea of an undoped body, sometimes referred 
to as ‘‘intrinsic channel’’, is expected to have special advantages such as the low leakage 
current, free-statistic dopant fluctuation, and improved short-channel effects. However, the 
practical SRG MOSFET is always a doped body structure due to a small order unintentional 
doping 12 3 15 3(10 ~ 10cm cm− − ) during the real fabrication process. Thus, the undoped body 
is only an ideal approximation for light and low-doped case in all non-classical CMOS 
device. The practical SRG device may be designed as a fully depleted MOSFET in order to 
take the advantages of the undoped body via the low body concentration process and 
materials. Since the dopant concentration does not only change the surface potential 
magnitude, but also strongly changes the device sub-threshold slope, an analytic doped SRG 
MOSFET model is highly desirable for the circuit design and performance test. So a compact 
model for doping nanowire is showed next. 
3.2 Unified core model for dopings in nanowire  
Following the carrier-based approach (He, J. et al., 2006a, 2006b) and using a superposition 
principle, an approximate carrier-based compact model for the fully depleted SRG 
MOSFETs with a finite doping body is approximately developed directly from both the 
Poisson equation solution and the Pao-Sah current formulation. The standard cylindrical 
coordinate formulation of the Poisson-Boltzmann equation in a doped SRG MOSFET is 
written as: 
 ( )
22
2
1
1 exp ( )a i
si a
qN nd d
V
r dr Ndr
φ φ β φ
ε
   + = + −    
 (9) 
Where in  and aN are the intrinsic silicon concentration and the body doping concentration 
in the silicon film with the unit of 3cm− , respectively siε  and φ  are the silicon dielectric 
constant and the electrostatic potential in Volt  respectively. r is the cylindrical coordinate in 
cm along the radius direction of the silicon film.  1 / β And V are the thermal voltage and 
the quasi-Fermi-potential in Volt. 
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The Boltzmann statistics can be expressed as: 
 ( )
2
exp ( )i
a
n
n V
N
β φ= −  (10a) 
and 
 ( )
2
0 0exp ( )
i
a
n
n V
N
β φ= −  (10b) 
Where 0n  and 0φ  are the induced electron concentration in 3cm− and the electrostatic 
potential in V at 0r = . In a SRG MOSFET, the silicon radius center where the electric field is 
always zero is chosen as coordinate reference point. 
The Poisson equation solution in terms of the carrier concentration can be written as (He, J. 
et al., 2006a, 2006b) 
 
2
0
0 2
2
ln 1
8
sI I
aD
nR
NL
φ φ β
 
− = −   
 (11) 
Where SIφ  and 0Iφ  are the silicon surface and centric potentials in Volt contributed by the 
induced electron charge. 2D si aL kT q Nε=  is the Debye length in cm of silicon film with 
doping concentration of aN .  
Similarly, we obtain the inversion density from the carrier-based Poisson equation solution 
in (He, J. et al., 2006a, 2006b) 
 0
2 2
0
2
/
2
1
8
si a
I
D
aD
R n N
Q
nL R
NL
ε
β=
−
 
(12)
 
If only the dopant is considered in (9) and the fully depletion approximation is used, the 
Poisson equation solution in the SRG can be written as 
 ( )0b si a sQ q Nε φ φ= −  (13) 
 0
4
b
sB B
si
q Rφ φ
ε
− =  (14) 
where bQ  is the depleted charge density in 
2C cm−⋅ in the silicon film contributed by the 
doping atom. sBφ  and 0Bφ  are the silicon surface and centric potentials in V contributed by 
the depletion charge density, respectively.  
thus s sI sBφ φ φ= +   
 ( )
2 2
0
0 0 2
2
ln 1
16 8
a
s s
si aD
qN R nR
NL
φ φ φ φ
ε β
 
= + − − −   
 (15) 
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and (4) plus (5): 
 ( ) 00 2 2
0
2
/
2
1
8
si a
tot b I si a s
D
aD
R n N
Q Q Q q N
nL R
NL
ε
ε φ φ β= + = − +
−
 
(16)
 
where sφ  and totQ  are the total silicon surface potential in V and the total charge in 2C cm−⋅  
contributed by the induced mobile electron charges and the depleted charges, respectively.  
Through (15), we can get the surface potential in terms of the carrier concentration. 
 
2
2
2 0
0 2
2
/ 4 ln 1 / 2
8
s
aD
nR
NL
φ φ α αβ
   = + − − +     
 (17) 
where 
2
2
16
a
si
qN R
α
ε
= , and the complete analytic solution of the Poisson equation is obtained 
in terms of the carrier concentration: 
 
2
2
20 0
2
2
2 0 0
2 2 2
0
2
1 2
2 ln / 4 ln 1
28
/2
/ 4 ln 1
28 2
1
8
gs F
a aD
si a
aD OX D
aD
n nR
V V
N NL
n R n NR
N nL C L R
NL
αϕ φ αβ β
εαγ α β β
     
− ∆ − − = + − − +         
   + − − + +      −
 (18) 
where 
2 si a
ox
q N
C
εγ =  is the bulk bias factor. 
(18) gives the closed form expression of electron concentration at the silicon film center as a 
function of bias conditions, dopant concentration, and geometry sizes. 
The drain current is written as: 
 
0
0
0 0
00
( )
DS D
I
S
V n
DS i I
n
W W dV
I q dV q n dn
L L dn
µ µ= =   (19) 
Where 0Sn  and 0Dn  are solutions of (18) corresponding to 0V =  being the source end 
voltage and dsV V=  being the drain end voltage, respectively. µ is the effective channel 
mobility of the SRG MOSFET in 2 / .cm V s . L and 2W Rpi=  are the effective channel length 
and width of the SRG MOSFET in cm, respectively.  Note that the /dV dy  can also be 
expressed as a function of 0n  by differentiating (18). Substituting these factors into (19), 
integrating can be performed approximately yet analytically to yield: 
 ( )
2
0
0
00
4 2DS
V
ssi
ds I
d
nW
I q dV f n
nL L
piµεµ β
 
= =     (20) 
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where 
 
( )
( )
2
0
0 2 22 2
0 0
2 2
2
2 0
2
2 ln 1 ln 1
1
ln 1
2 8
1 1
8 8
2
/ 4 ln 1
2 8
ox ox
ox si si
aD
ox ox
aD aD
aD
t t
RnR R
f n
NL nR nR
NL NL
nR
NL
ε ε ε
ε ε
β
α γ α β
    
− + +          
= − + +       
− 
−    
 
+ + − −   
 (21) 
The fully depleted SRG MOSFET characteristics for all operation regions can be predicted 
from this compact yet continuous, analytic model. The characteristics of surface potential 
and centric potential for different doped concentrations from the intrinsic undoped 
assumption are showed in Figure 19 and 20, and their relative error is also predicted by the 
analytic model compared with the 3-D numerical simulation. It is found that the relative 
error increases with the increase of the body concentration for the given geometry 
parameters, when the body doping concentration is 31 16e cm− the relative error is within the 
order of 1e-3, but the relative error increases to the order of 1e-2 for the doping 
concentration up to 31 17e cm− . Figure 21 and 22 show the comparison of Ids versus VGS and 
VDS between the analytic solution (curves) and the 3-D simulation (symbols) for the different 
doping concentration. The SRG MOSFET current predicted by the analytic model shows a 
good match with the 3-D numerical simulation from the sub-threshold region to the strong 
inversion region for most doping concentrations. 
We should point out that some second-order physics effects of the nanoscale SRG MOSFETs 
such as short-channel effects, the drain induced barrier lowering effect, and the more 
important inversion layer quantum effect (QME) are important for the analysis of nanoscale 
SRG MOSFET although they are ignored in above study to give a clear presentation of the 
SRG MOSFET charge and capacitance model.  For example, the QME drives the peaks of 
electron concentration away from the interface between the gate oxide and the silicon film, 
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(a)                                                                       (b) 
Fig. 19. (a) the comparison of the surface potential versus gate voltage curves for five 
different doped concentrations and (b) the relative error of the surface potential. (From He J. 
Semicond. Sci. Technol. 22 (2007) 671–677) 
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(a)                                                                          (b) 
Fig. 20. (a) the comparison of the centric potential versus gate voltage curves and (b) the 
resultant relative error(from He J. Semicond. Sci. Technol. 22 (2007) 671–677)  
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Fig. 21. Ids versus VGS and compared with the 3-D numerical simulation (from He J. 
Semicond. Sci. Technol. 22 (2007) 671–677) 
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Fig. 22. Ids versus VDS and compared with the 3-D numerical simulation (from He J. 
Semicond. Sci. Technol. 22 (2007) 671–677) 
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and pushes the peaks toward the centre of the silicon channel.  As a result, the QME causes 
an increase in the threshold voltage and degradation in the sub-threshold slope, especially 
with the reduction of the silicon film radius.  In addition, the short-channel effects also lead 
to the threshold voltage reduction and sub-threshold slope degradation with the reduction 
of the SRG MOSFET channel length. Next, we will introduce second-order physics effects in 
the compact model of the nanoscale SRG MOSFETs. 
3.3 Unified model for nanowire with advanced effects  
Starting from Poisson’s equation solution, an accurate inversion charge (Qin) equation is 
obtained for the long channel SNWTs with arbitrary doped bodies. Moreover, some 
advanced physical effects such as short channel effects (SCEs), quantum mechanical effects 
(QMEs), high field mobility degradation and velocity saturation have all been incorporated 
into the model. 
3.3.1 Modeling short channel effects 
For the transistor with short channel length, the voltage at the drain terminal has significant 
impact on the channel potential, known as SCEs. In generally, SCEs induce threshold voltage 
roll-off, subthreshold slope degradation, drain induced barrier lowering.  In addition, channel 
length modulation and carrier velocity saturation and overshoot become important at short 
channel length as well.  Here, SCEs are modeled following the BSIM5 approach. Assume the 
surface potential in a short channel device can be expressed as: 
 ( ) ( )0 ,3s s s Dy yφ φ φ= +  (22) 
where 0sφ is the solution of the 2D Poisson’s equation. After substituting (22) into (9) and 
considering boundary condition, we got  
 
( ) [ ] ( ) ( )
[ ]
0 0
0
sinh sinh
( )
sin
ds bi s bi s
S S
v v y v L y
y
L
φ λ φ λφ φ λ
 + − + − − 
= +  (23) 
Its minimum value, which determines the threshold voltage at a low dsv , is given by: 
 
( ) [ ]
[ ]
0
,min 0
2 2 sinh 2
sin
ds bi s
s s
v v L
L
φ λφ φ λ
+ −
= +  (24) 
where 21
2 4
si
oxeff
ox
R
t R
ελ
ε
= ⋅ ⋅ +  is the natural length of SNWT by assuming the highest 
leakage path lies at the center of the channel. Combining 0sφ with equation of boundary 
condition, we get a new surface potential solution in terms of inversion charge: 
 ( )2dep in gs s SCE ds biq q v f v vφ α φ+ = − ∆ − ⋅ + ⋅ +  (25a) 
and a inversion charge solution can be obtained: 
 ( )ln ln 1gs th inch in inv qv q H qνα α
−
− = + + + ⋅  (25b) 
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where 1 2 SCEfα = + ⋅  is the subthreshold slope (SS);  
( )1 2 cosh 2 2SCEf L λ = −   is the SCEs factor;  
0 , ,th th th VOL th SCEv v vν = + ∆ + ∆  is the new threshold voltage; 
( ), ,2th SCE SCE th Long dep bi dsf q v vν ν ∆ = ⋅ ⋅ − − −   is the threshold voltage roll-off induced by the 
SCEs. A drain current expression can further be derived using (25b):  
 ( ) ( )2
2 eff oxeff
ds d s
eff
R C
I f q f q
L
pi µ
β  = −   (26a) 
with 
 ( ) ( )
2 1
2 ln 1
2
in
in in in
q
f q q H q
Hα
= − − + + ⋅  (26b) 
Comparison with numerical simulation results shown in Figure 23(a) shows the correctness 
of the threshold voltage roll-off and DIBL described by the proposed SCEs model. Figure 
23(b) shows that the transfer characteristics with subthreshold slope degradation as 
predicted in the proposed the short channel model. The strong inversion drain current is not 
affected by the SCEs, which is expected.  
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Fig. 23. (a) the threshold voltage roll-off versus channel length and (b) transfer characteristics 
in the short channel model (From Yang J. IEEE TED, Vol. 55, No. 11, November 2008) 
3.3.2 Modeling quantum-mechanical (QM) effects and other advanced physical effects 
In highly scaled device, the QM confinement of the carrier in the thin silicon channel is 
significant. As in bulk MOSFETs, the large vertical electric field leads to a strong band bending 
and carrier confinement at the surface, known as EC as shown in Figure 24. The deviation of 
the location of peak carrier concentration from the surface decreases the channel carrier 
concentration and leads a decrease in the gate capacitance (Francis et al., 1992):  
 
1 3
2
2
ox
e avg
t a
qm E
  ∆ = ∆ = ⋅   
  (27a) 
 ( ) ( ) ( )( ) 13 ln 3oxeff ox oxC R R t Rε − = − ∆ ⋅ + − ∆   (27b) 
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where em is the effective mass of the electron corresponding to the lowest electric sub-band, 
and ( )3avg ox dep in siE C q q βε= +  is the average surface field. Besides the EC, there is a strong 
carrier confinement in nanoscale SNWTs even at low electric fields in the channel.  It is 
because the carriers are confined in a rectangular well formed by the gate insulator around, 
known as SC. In SC and EC, the conduction band split into several subbands as shown in 
Figure 24. Since the carriers stays at the subband with the lower energy first, the reduction 
of the amount of carriers can be modeled by the widening the effective band-gap (Arora, 
1993) and replace chv  in (25b) by  
 
2 2
0
2
1
4
ch ch ch q
e
E
v v v
q q m R
piλ  → + = +    
  (28) 
The simulation results shown in Figure 23(b) illustrates the model can predicted the 
threshold voltage roll off and gate capacitance degradation induced by QME correctly.  
The modeling of other advanced physical effects such as poly-depletion effects and mobility 
degradation of this work are imported from the BSIM5 approach. Velocity saturation, 
velocity overshoot and ballistic transport (source-end velocity limit) is handled in a unified 
way using the saturation charge concept: 
 ( )1 2 2
in
insat
sat eff eff sativ in
q
q
nv L n k qβ µ= + +  (29a) 
 m mm
ineff insat inq q q= +  (29b) 
where n and m are the only parameters. The effective inversion charge ineffq  at the source 
and drain ends are substituted into the final current expression (26) to calculate the device 
output current. A complete ballistic transport model is not considered in this work, as 
ballistic transport will not be significant until the channel length is scaled to less than 10nm 
(Duan et al., 2001). The dc characteristics for a small size SNWT predicted by the complete 
compact model is demonstrated in Figure 25. 
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Fig. 24. Energy-band diagrams showing the carrier confinement and the quantization of 
electronic energy levels in the small size channel due to electrical confinement and structural 
confinement (From IEEE TED, Vol. 55, No. 11, November 2008) 
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Fig. 25. (a) Ids-Vgs and (b) Ids-Vds characteristics predicted by the complete compact model 
for a small size SNWT (From IEEE TED, Vol. 55, No. 11, November 2008) 
3.4 Ge/Si core/shell nanowire MOSFETs modeling  
As one promising molecular device, Ge/Si core/shell nanowire MOSFET has been 
intensively studied experimentally and theoretically (Xiang et al., 2006; Lu et al., 2005; Fan 
et al., 2008; Musin & Wang, 2005; Liang et al., 2007; He, Y. et al., 2008) in recent years. 
Such a device utilizes the bandstructure engineering (Xiang et al., 2006), strain effect (He, 
Y. et al., 2008) and ballistic transport of 1-dimensional (1D) hole gas (Liang et al., 2007), 
resulting in very high carrier mobility and excellent performance. At the same time, an 
analytic compact model is also highly desirable for both physical insight into and 
performance evaluation of the core/shell based NWFET devices. However, it has not been 
available so far due to the complexity in analytically modeling the corresponding 
heterostructure, strain effect and ballistic transport. Nevertheless, some theoretical 
progresses on non-classical MOSFETs have provided the base for us to develop a primary 
analytical electrostatic potential model. 
Here, starting from Poisson-Boltzmann equation in the Ge/Si core/shell NWFETs, the 
classical analytic expressions of electrostatic potential and charges in the semiconductor 
layers are derived out under the gradual channel approximation.  
The schematic diagram and corresponding coordinate of a long channel Ge/Si core/shell 
NWFET are shown in Figure 26, where z  is the channel direction, r  is the radial direction, 
oxt is the thickness of gate dielectric, 0r and R are the radii of germanium core and silicon 
shell, respectively.  
 
 
Fig. 26. Shematic diagrame of a Ge/Si core/shell NWFET 
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The assumed condition in the model derivation include: an abrupt heterojunction between 
germanium and silicon, an intrinsic or lightly doped body and a long device channel. 
Quantum confinement and strain effect are neglected for simplicity. Under gradual channel 
approximation (GCA), the Poisson-Boltzmann equations in Ge/Si core/shell NWFETs are 
written as the following forms with only hole term considered: 
 0
1
exp ,0iGe bi ch
Ge t
qn V Vd d
r r r
r dr dr V
φφ
ε
 
− + 
= − ≤ ≤     
 (30) 
 0
1
exp ,isi ch
si t
qn Vd d
r r r R
r dr dr V
φφ
ε
 
− 
= − < ≤     
 (31) 
where φ  is the electrostatic potential, biV is the self-built voltage of intrinsic Ge/Si 
heterojunction, chV is hole quasi-Fermi potential, q is the electronic charge, tV is the thermal 
potential, ( )iGe isin n and ( )Ge siε ε are the intrinsic carrier concentration and permittivity of 
germanium (silicon), respectively. The Ge/Si core/shell NWFET behaves like a depletion p-
channel device due to the band offset between intrinsic germanium and silicon. Hole 
accumulation in both germanium core and silicon shell are handled while electron is 
neglected. Also notice that chV  is assumed to be constant along the radius according to 
quasi-equilibrium approximation, being a negative value for p type device. 
For simplicity, a normalized formulation of (31) is used to find its solution in the shell 
region, the detailed process is showed in (Zhang L. et al., 2008). (31) in the silicon shell layer 
is solved concisely as: 
 2 2 2 0 0( ) ln(2 / ) ln ( / ) 2 ln 1 ( / )
A A
si ch t si t si t sir V V A L r V r r V r rφ β β   = − − + −     (32) 
where siβ  and A  are two intermediary parameters to be decided by the boundary 
condition, siL is the Debye length of intrinsic silicon ( )/si si t isiL V qnε= .  
And then the radial electric field in the silicon shell layer is obtained: 
 0
0
( / )
( ) 2 2
1 ( / )
A
si t si
si A
si
d V r r
E r A A
dr r r r
φ β
β
 
= − = − + 
−  
 (33) 
Similarly, electrostatic potential and electric field in the germanium core layer are given at 
A=2: 
 2 2 20 0( ) ln(8 / ) ln( ) 2 ln[1 ( / ) ]Ge bi ch t Ge t Ge t Ger V V V L r V V r rφ β β= + − − + −  (34) 
and 
 0
2
0 0
4 ( / )
( )
1 ( / )
Ge t Ge
Ge
Ge
d V r r
E r
dr r r r
φ β
β= − = −  (35) 
where GeL  is the Debye length of intrinsic germanium ( )/Ge Ge t iGeL V qnε= . Also the 
intermediary parameter Geβ  is evaluated from the boundary condition. 
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At the interface between silicon and gate oxide layer, surface potential and electric filed are 
obtained according to the above equation: 
 
2
2
2
0 0
ln(2 ) ln ( ) 2 ln 1 ( )A Asis ch t t si t si
L R R
V V A V V
r rR
φ β β   = + + − −      
 (36) 
 0
0
( / )
( 2) 2
1 ( / )
A
t si
s A
si
V R r
E A A
R R r
β
β
 
= − + 
−  
 (37) 
Following Gauss’s Law and electric flux continuity condition, we get the final input voltage 
equation: 
 
0
0
2 2
2
0 0
( ) ( / )
ln(1 ) ( 2) 2
1 ( / )
2
ln( ) ln ( ) 2 ln 1 ( )
A
ch gs si ox si
A
t ox si
A Asi
si si
V V t R r
A A
V R R r
A L R R
r rR
φ ε β
ε β
β β
− − ∆  
= + − + + 
−  
   
+  + − −      
 (38) 
Similar to the existing compact models for bulk and other non-planar MOSFET, the input 
voltage equation and its solution is the base for further developing drain current models 
and advanced effect models. The detailed solving procedure for (38) is described as follows. 
At the interface between germanium core layer and silicon shell layer both the potential and 
electric flux need to be continuous. So the parameters A , siβ and Geβ are arrived. 
For the studied Ge/Si core/shell structure, it is verified that A is always larger than 2 with 
gate voltage increasing for the Ge/Si core/shell structure. On the other hand, A has an 
upper limit set which is independent of the bias condition (Figure 27). And the three 
intermediary parameters are obtained simultaneously by the shooting secant method. After 
that, interface potential 0rφ  and centric potential 0φ are obtained directly by substituting 
0r r=  and 0r = into (34), respectively: 
 
0
2 2
0ln(8 / ) ln( ) 2 ln[1 ]r bi ch t Ge t Ge t GeV V V L r V Vφ β β= + − − + −  (39) 
 2 20 0ln(8 / ) ln( )bi ch t Ge t GeV V V L r Vφ β= + − −  (40) 
Hole charge density in germanium core and silicon shell layers are directly obtained 
through Gauss’s law: 
 
0
4
1
t Ge
mGe Ge
Ge
V
Q
r
β
ε β= −  (41a) 
 
0
1 1
2
11 ( / )
t
msi si A
sisi
V
Q A
R R r
ε ββ
 
= − 
−
−  
 (41b) 
respectively.  
The total hole charge density in the channel is also obtained as: 
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 0
0
( / )
( 2) 2
1 ( / )
A
si t si
g A
si
V R r
Q A A
R R r
ε β
β
 
− = − + 
−  
 (41c) 
Note that msiQ represents the charge density per unit area at the interface between the 
silicon shell and oxide layer while mGeQ  denotes that at the interface between the 
germanium core layer and silicon shell layer. As a result, gate capacitance of the core/shell 
structure is obtained by differentiating gate charge gQ  with respect to the gate voltage as 
follows: 
 1 1 /
g gss s
g ox ox
gs gs
dQ dVd d
C C C
dV dV dA dA
φ φ   
= = − = −       
 (42) 
where /sd dAφ  and /gsdV dA  are obtained from (36) and (38), respectively.  
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Fig. 27. The parameter A versus gsV for different Ge/Si core/shell structures (Zhang L. IEEE 
TED, Vol. 55, No. 11, Nov. 2008) 
In summary, the analytical electrostatic potential equation and its solution are presented 
above. In this section the analytic potential model is verified through numerical simulation. 
The physical parameters of silicon and germanium in both the analytical model and 
numerical simulator are taken from (Sze, 1981). The spatial potential, electric field and hole 
charge density are obtained under classical device physics through intermediary 
parameter A , siβ  and Geβ  for the given gate voltage, quasi-Fermi potential and structure 
parameters. So once the three intermediary parameters are solved for the given bias and 
device geometry, the characteristics of the Ge/Si core/shell structure are directly obtained 
form the analytic model prediction. The potential, electric field and charge density solution 
are illustrated in Figure 28-32 for one geometry configuration: 10R nm= , 0 5r nm= , and 
2oxt nm= in comparison with numerical simulation results. The results show that excellent 
agreements are observed between the analytic model and the numerical simulation in all 
these figures and the Ge/Si core/shell heterostucture NWFET exhibits its unique 
characteristics, much different from a common SRG MOSFET. A more detailed discussion is 
displayed in (Zhang L. et al., 2008). 
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Fig. 28. Potential distribution along the radial of a Ge/Si core/shell structure. The lines 
denote results obtained from the analytic model and the symbols are results from numerical 
simulation (Zhang L. IEEE TED, Vol. 55, No. 11, Nov. 2008) 
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Fig. 29. sφ , 0rφ and 0φ of a Ge/Si core/shell structure as functions of gsV obtained form the 
analytic model (curves) in comparison with numerical simulation (symbols) (Zhang L. IEEE 
TED, Vol. 55, No. 11, Nov. 2008) 
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Fig. 30. Electric field and hole density distributions along the radial of a Ge/Si core/shell 
structure at 1gsV V= − , obtained from the analytic model (lines) in comparison with 
numerical simulation (symbols) (Zhang L. IEEE TED, Vol. 55, No. 11, Nov. 2008) 
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Fig. 31. Charge density mGeQ , msiQ  and gQ− of a Ge/Si core/shell structure as functions 
of gsV  both in linear and logarithm coordinates, obtained from the analytic model (lines)  
in comparison with numerical simulation (symbols). (Zhang L. IEEE TED, Vol. 55, No. 11, 
Nov. 2008) 
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Fig. 32. Normalized gate capacitance /gg oxC C  curves as a function of gsV  from the analytic 
model (solid lines) in comparison with numerical simulation (symbols). Dotted lines denote 
three corresponding oxeffC  (Zhang L. IEEE TED, Vol. 55, No. 11, Nov. 2008) 
4. Nanowire–based circuit simulation  
Paralleling the advance of process technology to fabricate SNWT (Cui et al., 2001c; Duan et 
al., 2001), compact models for the SNWTs have also been developed for circuit simulations 
in recent years. A general model for doped SNWTs may be very useful for device scientists 
to optimize the device structure and for circuit designers to evaluate the performance of the 
SNWT circuits. Here, a design oriented compact model for SNWTs, applicable for a wide 
range of doping concentrations (i.e. from 1010 to 1019cm-3) and geometrical dimensions is 
presented. Starting from Poisson’s equation solution, an accurate inversion charge (Qin) 
equation is obtained for the long channel SNWTs with arbitrary doped bodies. Then a 
charge based drain current (Ids) expressions is derived. Transconductance (gm), output 
conductance (gds), terminal charges (Q) and capacitance (Cij) are all derived analytically 
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and verified by TCAD simulation (Synopsys, 2005). And then this model is also 
implemented in the circuit simulator by the Verilog-A language and its application in circuit 
simulations is also demonstrated. 
 
Si
GeSi
Gate
Si nanowires
 
                      (a)                                           (b)                      (c) 
Fig. 33. (a) Stereoscopic schematic, (b) cross-section schematic, and (c) energy band diagram 
of an N-type SNWT (From Yang J., IEEE TED, Vol. 55, No. 11, Nov. 2008) 
The device structure, coordinate system, and corresponding energy band diagram of a 
doped SNWT studied in this work are shown in Figure 33 (a), (b) and (c), respectively. For 
an n-type device, the hole Fermi level Efp remains constant along the channel if the current 
of majority carriers is neglected. Consequently, Efp can be defined as the energy reference 
level in this work. The 3D Poisson-Boltzmann equation in the SNWT structure is written as 
 
2
2
2 2
1 1
1 e ch f
v
D
d d d
r
r dr dr dy L
φ φφ φ − −   + = +       (43) 
where ( )lnf a iN nφ =  is the Fermi-potential, chv is the quasi-Fermi potential, φ is the 
channel potential, and 2 2D si aL kT q Nε=  is the Debye’s length of the silicon body with 
doping aN . All other variables have there usual meanings. All the potentials in this work 
are normalized by thermal voltage β , and the charges by oxCβ , unless otherwise specified. 
( )ln 1
ox
ox
ox
C
R t R
ε
=
+
 is the effective oxide capacitance.  
This 3D problem is simplified into two separate parts along the vertical and current flow 
directions. And we get the relationship: 
 ( )0 , ln ln 1gs th th VOL ch in in inv v v v q q H q− − ∆ − = + + + ⋅  (44) 
where 
0
4
2 ln sith f dep dep
ox
q q
RC
ε
ν φ φ= ∆ + + −  is the transistor threshold voltage similarly to bulk 
MOSFET; 
,
1
ln 1 exp
2 2
ox
th VOL dep
dep si
C R
v q
q ε
  
∆ = − − −     
 is the extra part of threshold voltage 
induced by the special geometric structure of SNWT and 2
0 2in oxq q n R kTC=  is given as the 
total mobile charge sheet density in the channel. 
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Fig. 34. (a) Vth model is compared with TCAD extracted by second derivative method in a 
long channel SNWT (From Yang J., IEEE TED, Vol. 55, No. 11, Nov. 2008) 
Through the above equation, the validity of the threshold voltage modeling is verified, see 
Figure 34， and the characteristics of inversion charge with different condition are got and 
shown in Figure 35.  
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Fig. 35. Inversion charge equation verification for long channel SNWTs (a) with doping 
variation, (b) with geometric size variation in doped case and (c) with geometric size 
variation in undoped case (From Yang J., IEEE TED, Vol. 55, No. 11, Nov. 2008) 
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The analytical drain current expression is obtained as:  
 ( ) ( )2
2 eff ox
ds d s
eff
R C
I f q f q
L
pi µ
β  = −   (45) 
where effµ  is the effective mobility in the channel; dsV  is the quasi-Fermi potential in the 
drain terminals; dq  and sq  are normalized inversion charge per unit gate area at the source 
and drain terminals with ( ) ( )21 12 ln 1
2
in in in inf q q q H q
H
= − − + + ⋅  
Transconductance and output conductance can be derived analytically from the expressions 
of drain current:  
 ( )2
ds
eff oxds
m V s d
gs eff
R CI
g q q
V L
pi µ
β
∂
= = −
∂
 (46a) 
 
2
gs
eff oxds
ds V d
ds eff
R CI
g q
V L
pi µ
β
∂
= =
∂
 (46b) 
Analytical expressions for inversion charges at each terminal are desired for efficient 
transient circuit simulation. For a SNWT, there are three terminal charges, associating 
with gate, source, and drain, respectively: the gate charge Qg can be computed by 
integrating the channel charge density along the channel; The drain and source charges, 
denoted as Qd and Qs, can be derived analytically by using the Ward-Dutton linear-
charge-partition method:  
 
2 0
2 dsVox
g in
RC
Q q dy
pi
β=   (47a) 
 
2 0
2 dsVox
d in
yRC
Q q dy
L
pi
β= −   (47b) 
 s g dQ Q Q= − −  (47c) 
where y L  are obtained from the current continuity condition 
 
( ) ( )
( ) ( )
in s
d s
f q f qy
L f q f q
−
=
−
 (48) 
The model predicted I-V characteristics are verified by comparing with TCAD simulation 
under various biasing voltages, a wide range of doping concentrations and geometric 
dimensions as shown in Figure 36. The error between the proposed model and the 3-D 
numerical simulation is less than 5% with devices with intrinsic to heavily doped body with 
a doping of 1019 cm-3.  The numerical simulation results demonstrate the accuracy of the 
proposed model from the linear to saturation and from the sub-threshold to strong 
inversion regions.  
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In contrast to digital circuits, analog design focus on the first derivatives such as gm/Ids 
and Cij, which are shown in Figure 37. At Vds=0, Cgs=Cgd and Csg=Cdg in the figures 
indicate that the developed model has inherent the source/drain symmetry characteristic, 
which is important for analog and RF applications. Note that the verifications of the core I-V 
and C-V models are done without any fitting parameters.  
The compact SNWT model has been implemented in a commercial circuit simulator 
ADS2006A by the Verilog-A language to demonstrate practicality of the model. This 
implementation includes a procedure to produce an initial guess and convergent correction 
methods to help the nonlinear equation (25b) to calculate the inversion charge. DC, ac, and 
transient simulations of many sample circuits are performed. Figure 38 shows the transient 
analysis of a 21-stage SNWT ring oscillator by this model. The waveforms of three 
successive stages are plotted in the figure. Compared with a ring oscillator constructed by 
DG MOSFETs (Taur et al., 2004), the oscillator frequency in this work is much higher, 
illustrating a smaller transistor input capacitances relative to the higher current drive in 
SNWT device. In the case of high parasitic capacitance, parallel connection of several 
SNWTs can be used. 
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Fig. 36. dc I-V characteristics verification for long channel SNWTs (a) Ids-Vds (b) Ids-Vgs 
with doping variation (Symbols: TCAD, Lines: Model) and (c) Ids-Vgs with geometric size 
variation. (From Yang J., IEEE TED, Vol. 55, No. 11, Nov. 2008) 
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Fig. 37. ac characteristics verification of the model for a long channel SNWT (a) gm-
efficiency, (b) C-Vds, (c) C-Vgs (at Vds≠0) and (d) C-Vgs (at Vds=0) (From Yang J., IEEE 
TED, Vol. 55, No. 11, Nov. 2008) 
5. Conclusion 
In this chapter, after a brief outline of the silicon-based nanowire fabrication technology, we 
discussed simulation and compact model of nanowire MOSFET following the device 
physics understanding and exploring. In the developed compact model, the short channel 
effect, quantum mechanic effect and other are analyzed and the predicted results are also 
compared with the 3-D numerical simulation. Based on such a verified physics based SPICE 
model, the nanowire based circuit performance is simulated and demonstrated.  
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Fig. 38. (a) Circuit schematic of a 21-stage SNWT ring oscillator, and (b) the waveforms of 
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